From dsc@21:1/5 to All on Sat Oct 13 00:05:01 2018
What do you mean? System Verilog is completely based on Verilog + extra. What kind of output do you need? There won’t be a tool such as that. (Not a perfect example but would be like having a tool to turn C++ into C.)