Hi, everyone:
Verilog is not my daily design tool, but it is required a general familiarity in a job interview. I once noticed a verilog syntax beginning with '$'. I had found online forum discussing about it, but I can't remember the detail syntax
now.
Could you verilog expert tell me such a usage ('$____')?
Thanks,
Hi, everyone:
Verilog is not my daily design tool, but it is required a general familiarity in a job interview. I once noticed a verilog syntax beginning with '$'. I had found online forum discussing about it, but I can't remember the detail syntax
now.
Could you verilog expert tell me such a usage ('$____')?
Thanks,
Sysop: | Keyop |
---|---|
Location: | Huddersfield, West Yorkshire, UK |
Users: | 113 |
Nodes: | 8 (1 / 7) |
Uptime: | 159:34:55 |
Calls: | 2,504 |
Calls today: | 1 |
Files: | 8,703 |
Messages: | 1,930,323 |