When i was compiling my vhdl code i got an error.....near "EOF":syntax error...can anyone please tell me why this happens. The error is pointing to the last line of my code. Please help....
When i was compiling my vhdl code i got an error.....near "EOF":syntax error...can anyone please tell me why this happens. The error is pointing to the last line of my code. Please help....
On 2019-12-08 02:22, sweetymalutty@gmail.com wrote:
When i was compiling my vhdl code i got an error.....near "EOF":syntax error...can anyone please tell me why this happens. The error is pointing to the last line of my code. Please help....
You probably have an END statement missing somewhere: end if, end
process, end loop, end case, end architecture, ...
Charles Bailey
Sysop: | Keyop |
---|---|
Location: | Huddersfield, West Yorkshire, UK |
Users: | 296 |
Nodes: | 16 (2 / 14) |
Uptime: | 80:32:44 |
Calls: | 6,658 |
Calls today: | 4 |
Files: | 12,203 |
Messages: | 5,333,186 |
Posted today: | 1 |