Did you ask Google?
Here is what Google says:
S'Last_event: the amount of time since last event occurred on S, if no event has yet occurred it returns Time'High
Here is what the VHDL LRM says:
S'LAST_EVENT
Kind: Function.
Prefix: Any signal denoted by the static signal name S.
Result type: Type TIME.
Result: The amount of time that has elapsed since the last event occurred on signal S. Specifically:
For a signal S, S'LAST_EVENT returns the smallest value T of type TIME such that
S'EVENT = TRUE during any simulation cycle at time NOW – T, if such a value exists;
otherwise, it returns TIME'HIGH.
Hence if 'event is true, then 'last_event = 0.
You might want to look at the Vital timing library as it has setup and hold checkers. If you cannot find anything else, I recommend Rick Munden's book, "ASIC and FPGA Verification"
If you truely want to write your own, you might want to read up on 'delayed and postponed. Although, I prefer to log process run times to instead and use the function now.
Sysop: | Keyop |
---|---|
Location: | Huddersfield, West Yorkshire, UK |
Users: | 296 |
Nodes: | 16 (2 / 14) |
Uptime: | 90:09:55 |
Calls: | 6,658 |
Files: | 12,203 |
Messages: | 5,334,090 |